WHAT IS CLAIMED IS:

- A semiconductor device having a multilayer wiring structure, comprising
- a first power line connected to a bypass capacitor;
 - a second power line from which a part corresponding to a position of said bypass capacitor is removed; and
 - a contact for connecting said first power line and said second power line.

10

- The semiconductor device according to claim 1,
 wherein a plurality of said contacts is provided.
- 3. The semiconductor device according to claim 1,
 15 wherein said contact is attached to an end of said second
 power line.
 - 4. The semiconductor device according to claim 1, wherein said contact is made wider than said first power line and said second power line.
 - 5. The semiconductor device according to claim 1, wherein said bypass capacitor is installed close to a circuit which is supplied with power.

25

20

6. The semiconductor device according to claim 5, wherein said circuit is an I/O cell installed around a

semiconductor tip.

10

- 7. The semiconductor device according to claim 1, wherein:
- 5 said bypass capacitor is a transistor comprising:
 - a gate electrode formed on a semiconductor substrate through a gate insulating film; and
 - source/drain regions formed on the semiconductor substrate with said gate electrode inserted therebetween; and
 - said first power line is connected to one of said source/drain regions and said gate electrode of said transistor.
- 15 8. The semiconductor device according to claim 1, wherein said second power line is installed in an upper wiring layer than said first power line.